ABSTRACT: The shunt-LDO regulator is a new regulator concept which combines a shunt and a Low Drop-Out (LDO) regulator. Designed as an improved shunt regulator to match the needs of serially powered detector systems, it can also be used as a pure LDO regulator for general application in powering schemes requiring linear regulation. The flexibility of the design makes the shunt-LDO regulator a good candidate for use in the powering schemes envisaged for the upgrades of the ATLAS pixel detector. Two shunt-LDO regulators integrated in the prototype of the next ATLAS pixel front-end chip, the FE-I4A, are used to demonstrate the feasibility of the proposed powering solutions.
Introduction
Different powering schemes are investigated for the upgrades of the ATLAS pixel detector to provide high efficiency with a low material burden. In particular, for the first upgrade, the Insertable B-Layer (IBL) project [1] , a direct powering scheme with on-chip linear regulators will be implemented, whilst for future upgrades (Phase-1 [2] and High Luminosity (HL-)LHC), DC-DC conversion and serial powering [3] are under investigation.
To evaluate the different powering options, the first full scale prototype of the next generation pixel Front-End (FE) chip, FE-I4A [4] , integrates one switched capacitor DC-DC converter [5] and two shunt-LDO regulators. The latter offer a versatile design that can meet the needs of powering schemes requiring either linear or shunt regulation. The shunt-LDO regulator will thus be used for the IBL upgrade, and is as well the regulator proposed for a serially powered pixel detector upgrade. This paper describes the characterization of the shunt-LDO regulator in FE-I4A and compares the chip performance when powered with and without the regulator.
The shunt-LDO regulator
The shunt-LDO regulator (figure 1) is a combination of a Low-Dropout (LDO) regulator and a shunt regulator, and it is thus composed of two regulation loops. The voltage regulation loop is enforced by the LDO regulator formed by the error amplifier A1, the PMOS power transistor M1, and the resistive divider formed by R1 and R2. It is responsible for generating a constant output voltage equal to twice the reference voltage (V out = 2V re f ).
The current regulation loop is enforced by the shunt transistor M4, the current mirror M2 (the amplifier A2 and the cascode M3 are added to improve the mirroring accuracy), and the differential amplifier A3. It can be enabled in combination with the voltage regulation loop to either keep the current through the regulator constant, independently of the load, or to set a minimum current under which the current flowing through the regulator cannot drop. These features can be selected by setting the appropriate value of the shunt current via the reference resistor R3. In this way, different working modes can be selected, as summarized in table 1. In particular, the device can be configured in shunt mode for application in serially powered systems (current based), or in LDO and partial shunt mode for use in conventional voltage based supply schemes. The three working modes are illustrated in sections 3.1, 3.2, and 3.3, together with the results of the characterization. A complete description of the shunt-LDO working principle can be found in [6] . The shunt-LDO regulator in FE-I4A can withstand spikes at the input up to 2.5V, as every branch of the design is cascoded. The nominal operating input voltage is 1.6V. The input current can be as high as 600mA. The generated output voltage is in a range of 1.2-1.5V. The reference resistor R3, used to define the shunt current, can either be internal (Rint), with a fixed value of 2kΩ in FE-I4A, or be placed externally (Rext) to choose a different value. The regulator version in FE-I4A requires the voltage reference V re f to be provided externally.
Shunt-LDO characterization
The shunt-LDO regulators in FE-I4A have been first characterized without connection to the core of the chip. An external load was used in the measurements (figure 2, 5, and 7) to mimic the typical FE-I4A power consumption (analog and digital supplies of resp. 1.5V and 1.2V, analog and digital current of resp. 350-380mA and 140-180mA). The two regulators were characterized in all three working modes both stand-alone, and in parallel, i.e. sharing input and ground connection.
Shunt mode
The shunt mode is the dedicated serial powering mode. In this configuration, the current regulation loop is enabled (VDDShunt = REG IN) and the shunt-LDO regulator is supplied by a constant input current I in (figure 2). The current regulation loop is configured in order to keep I in constant, independently of changes of the load current I L . Variations of I L are compensated by shunting different amounts of current.
To perform this operation, a fraction of the input current flowing in transistor M1 is mirrored in M2 and drained into M5. A reference current I re f that depends on the input potential V in is defined by the reference resistor R3. I re f is then compared to the fraction of current flowing through transistor M1 by use of the differential amplifier A3. If the current drained to transistor M5 is smaller than the reference current, the shunt transistor M4 is steered to draw more current and vice versa. In this way, the current that is not drawn by the load is shunted through the transistor M4, where I shunt = kI re f -I L . The value of I shunt is set in order to be able to shunt a current up to I in . The minimum required I shunt for regulator operation is of 5mA. Figure 3 shows the voltage generation as a function of the input current for the two shunt-LDO regulators connected in parallel, generating V out = 1.2V and 1.5V. Starting from I in = 460mA, both outputs are regulated. The slope of the V in -I in characteristics is defined by the reference resistor. R3 is here chosen in order to have a V in = 1.6V for a I in = 600mA, where 400mA flow in the regulator generating V out = 1.5V, and 200mA in the regulator generating V out = 1.2V.
Before regulation is achieved, unexpected oscillations are observed, starting at I in = 190mA. Figure 4 shows the measured oscillations for a I in of 280mA, with an amplitude of 360mV and a frequency of about 1MHz. Once regulation is achieved, the regulator can be operated in a stable way. However, the effect of the oscillations is to move the regulation point at higher I in . This can indeed decrease the power efficiency of the device if the required input current for stable operation is much higher than the load current. The cause of these oscillations has been identified in the compensation of the current loop. This behavior is in fact not observed in LDO mode where the current regulation loop is disabled. The compensation scheme will be improved in the next submission run for serial powering applications. The load regulation (∆V out /∆I L ) is about 150mΩ. This result is in disagreement with the simulated value, which is approx. 30mΩ. The discrepancy is being investigated with further simulations and measurements.
For a single regulator in shunt mode, two sources of inefficiency have to be considered: the V dropout of the LDO and the I shunt . Choosing the proper value of R3 allows to achieve a V dropout of 100mV and an I shunt of 5mA. In this way efficiencies as high as 90% can be reached. For two devices connected in parallel generating different output voltages, a third source of inefficiency has to be considered, which is the ∆V between the two output voltages. For ∆V = 300mV and over the typical FE-I4A current range, the power efficiency is between 68% and 77% with V in = 1.6V at I in = 600mA. I L = 200mA I L = 600mA V out = 1.2V 150mV 270mV V out = 1.5V 50mV 150mV
LDO mode
In LDO mode, the current regulation loop is disabled (VDDShunt = REG GND) and the regulator works as a standard Low-Dropout regulator (figure 5). The minimum V dropout required for regulation is shown in table 2 as a function of V out and I L . The measured values are higher than the design value (100mV), especially for V out = 1.2V at I L > 200mA. This is however not a concern for the specific application in FE-I4A as the digital current is below 200mA. In addition to this, the regulators share the same input to power the FE-I4A (figure 9). A V in of about 1.7V has to be used to provide enough V dropout for the regulator generating V out = 1.5V. Thus, the regulator generating V out = 1.2V sees a V dropout of 400-500mV.
After regulation V out is stable. The line regulation (∆V out /∆V in ) is shown in figure 6 . The maximum ∆V out is of only 9mV over a V in range from 1.65V to 2.3V. Also in this mode a load regulation of 150mΩ has been measured for I L up to 600mA. The quiescent current, i.e. the difference between input and load current, is of 1mA.
The power efficiency for single device operation is between 75% and 95%, at minimum V dropout and over the entire current range. When connected in parallel for V in = 1.7V, with I L = 180mA for V out = 1.2V and I L = 380mA for V out = 1.5V, the power efficiency is 79%.
Partial shunt mode
In partial shunt mode, the regulator is operated as in LDO mode, but with enabled current regulation loop (figure 7). In this working mode the I shunt is set in order to prevent the input current from falling under a preset value I min higher than the minimum I L . Thus I in = I min for I L ≤ I min , and I in = I L for I L > I min . This configuration can be used to reduce transients in voltage based powering schemes where the load current is not constant. To demonstrate this operation mode, the two shunt-LDO regulators are connected in parallel with V in = 1.8V, and operated in partial shunt mode and LDO mode. The minimum current in partial shunt mode is set to 130mA for the regulator generating V out = 1.5V, and 80mA for the regulator generating V out = 1.2V. A load current pulse from 40mA to 340mA is applied externally to the regulator generating a V out = 1.5V. When in LDO mode, the regulator sees the entire current transient, whilst in partial shunt mode this transient is reduced to 210mA because the I in cannot be lower than 130mA. As shown in figure 8 , the transients are lower in partial shunt mode. This is particularly evident at the input of the regulator, where transients of 200mV are observed in partial shunt mode, and up to 300mV in LDO mode. The transients at the output of the regulator are mostly due to the fact that V in falls under the minimum required V dropout , thus the output is no longer regulated and follows the input voltage. Increasing the V in , reduces the transients on the V out . The amplitude of the transients observed at the output is of max. 20mV in partial shunt mode, whilst it reaches 50mV in LDO mode.
The performance of the regulator in this mode is the same as in LDO mode for I L > I min . For smaller I L , a certain inefficiency is added, which depends on the difference between I min and the minimum I L .
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FE-I4A performance vs. powering mode
The FE-I4A chip integrates multiple powering options, none of which is hard wired inside the chip. Different powering schemes can be selected by means of external wire bonds. The analog and digital voltages can be provided on the respective pads either directly, using the shunt-LDO regulators or the DC-DC converter, as illustrated in figure 9 . To power the FE-I4A, the shunt-LDO regulators are operated in parallel. The shunt-LDO regulators are used also to power the chip with the DC-DC converter. In this case they are operated in LDO mode to generate the required analog and digital voltages out of the converter output.
The performance of the FE-I4A chip in terms of noise was compared for different powering schemes. The FE-I4A was operated with the regulators in all three modes, and for reference with a standard direct powering mode. The chip could be powered and configured without problems using the regulator. Results of threshold scans performed with the chip powered using the shunt-LDO in the three different modes show no significant noise increase with respect to the direct powering mode (table 3) . 
IBL powering scheme
For the IBL powering scheme, direct powering with on-chip linear regulators is chosen. The shunt-LDO will here be used either in LDO or partial shunt mode. A dedicated test setup was prepared to test this powering scheme, including voltage regulators (so called PP2 regulators) and power cables used in the experiment. The PP2 regulator was used to provide the input voltage to the shunt-LDO regulator. Also in this case, the noise figures were compared to assess the performance of the powering chain. The compatibility of the two regulators was demonstrated. As shown in table 4, the chip performance stays unchanged when power is provided via the shunt-LDO regulator.
Conclusions
A shunt-LDO regulator is proposed as the power regulation element for the upgrades of the ATLAS pixel detector. The design of the regulator allows to use it in powering schemes requiring either linear or shunt regulation. Three working modes can in fact be selected to fit the needs of different powering schemes: shunt mode, LDO mode, and partial shunt mode. The first regulator version dedicated to power the next generation ATLAS pixel FE chip was integrated in the FE-I4A.The performance of the regulator stand-alone are satisfactory, although a few problems need to be solved in future submissions to achieve better performance, especially in terms of efficiency. In all working modes, the output resistance of the regulator has to be decreased. In shunt mode, the compensation of the current regulation loop has to be modified to achieve stability over the entire range of input current. In combination with FE-I4A, the regulator has shown good performance in all modes. No noise increase was observed with respect to the direct powering configuration. The first application of the shunt-LDO regulator will be the IBL project, where the regulator will be used in either partial shunt mode or LDO mode.
